

**CLAIMS**

What is claimed is:

1. A method of interconnecting L processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the L processors comprise R non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, and where L is an integer  $\geq 2$  and R is an integer  $\geq 1$ , the method comprising:

connecting the L switches of the L processors among the external ports of the L switches in an extended torus architecture; and

setting the connected L switches thereby interconnecting each of the partitions as a torus.

2. The method of claim 1 wherein the connecting comprises:

coupling the first external port of switch 1 and the first external port of switch 2.

3. The method of claim 2 wherein the connecting further comprises:

if  $L \geq 3$ , connecting the fourth external port of the  $(L-1)$ th switch and the fourth external port of the Lth switch;

for  $1 \leq i \leq L-1$ , where i is an integer, connecting the third external port of the ith switch and the second external port of the  $(i+1)$ th switch;

for  $1 \leq i \leq L-2$ , where i is an integer, connecting the fourth external port of the ith switch and the first external port of the  $(i+2)$ th switch.

4. The method of claim 1 wherein the connecting comprises:

connecting the L switches via cables.

5. The method of claim 1 wherein the setting comprises:  
computing the span of the partition.
6. The method of claim 5 wherein the computing comprises:  
finding the minimum coordinate, MIN, in the partition;  
determining the maximum coordinate, MAX, in the partition; and  
setting the span of the partition to be equal to the set of coordinates i, where MIN  
 $\leq i \leq MAX$ , where i is an integer.
7. The method of claim 6 wherein the computing further comprises:  
if the span of the partition contains exactly one coordinate, where i is the  
coordinate that belongs to the span,  
connecting the first internal port and the second internal port (I1,I2) of the  
ith switch.
8. The method of claim 6 wherein the computing further comprises:  
if the span of the partition contains exactly two coordinates, where i and i+1 are  
the two coordinates that belong to the span,  
if  $i = 1$ ,  
connecting the third external port and the second internal port (E3,I2) of  
the first switch,  
connecting the first external port and the first internal port (E1,I1) of the  
first switch,  
connecting the second external port and the second internal port (E2,I2) of  
the second switch, and  
connecting the first external port and the first internal port (E1,I1) of the  
second switch;  
if  $i = L-1$ ,  
connecting the third external port and the first internal port (E3,I1) of the  
(L-1)th switch,

connecting the fourth external port and the second internal port (E4,I2) of the (L-1)th switch,

connecting the second external port and the first internal port (E2,I1) of the Lth switch, and

connecting the fourth external port and the second internal port (E4,I2) of the Lth switch; and

otherwise, where  $2 \leq i \leq L-2$ ,

connecting the third external port and the fourth external port (E3,E4) of the (i-1)th switch,

connecting the second external port and the first internal port (E2,I1) of the ith switch,

connecting the third external port and the second internal port (E3,I2) of the ith switch,

connecting the first external port and the first internal port (E1,I1) of the (i+1)th switch, and

connecting the second external port and the second internal port (E2,I2) of the (i+1)th switch.

9. The method of claim 6 wherein the computing further comprises:

if the span of the partition contains exactly three coordinates, where i, i+1, and i+2 are the three coordinates that belong to the span,

connecting the third external port and the first internal port (E3,I1) of the ith switch,

connecting the fourth external port and the second internal port (E4,I2) of the ith switch,

connecting the first external port and the first internal port (E1,I1) of the (i+2)th switch,

connecting the second external port and the second internal port (E2,I2) of the (i+2)th switch;

if  $(i+1)$  belongs to the partition,  
connecting the second external port and the first internal port (E2,I1) of the  
 $(i+1)$ th switch and  
connecting the third external port and the second internal port (E3,I2) of  
the  $(i+1)$ th switch; and  
if  $(i+1)$  does not belong to the partition,  
connecting the second external port and the third external port (E2,E3) of  
the  $(i+1)$ th switch.

10. The method of claim 6 wherein the computing further comprises:  
if the span of the partition contains at least four coordinates, for each coordinate  $i$   
such that  $\text{MIN} \leq i \leq \text{MAX}$ ,  
if  $i = \text{MIN}$ ,  
connecting the third external port and the first internal port (E3,I1) of the  
 $i$ th switch and  
connecting the fourth external port and the second internal port (E4,I2) of  
the  $i$ th switch;  
if  $i = \text{MAX}$ ,  
connecting the first external port and the first internal port (E1,I1) of the  
 $i$ th switch and  
connecting the second external port and the second internal port (E2,I2) of  
the  $i$ th switch;  
if  $i = \text{MIN} + 1$  and  $i$  belongs to the partition,  
connecting the second external port and the first internal port (E2,I1) of the  
 $i$ th switch and  
connecting the fourth external port and the second internal port (E4,I2) of  
the  $i$ th switch;  
if  $i = \text{MIN} + 1$  and  $i$  does not belong to the partition,  
connecting the second external port and the fourth external port (E2,E4) of  
the  $i$ th switch;

if  $i = MAX - 1$  and  $i$  belongs to the partition,  
connecting the first external port and the first internal port (E1,I1) of the  
ith switch and  
connecting the third external port and the second internal port (E3,I2) of  
the ith switch;

if  $i = MAX - 1$  and  $i$  does not belong to the partition,  
connecting the first external port and the third external port (E1,E3) of the  
ith switch;

if  $MIN + 2 \leq i \leq MAX - 2$  and  $i$  belongs to the partition,  
connecting the first external port and the first internal port (E1,I1) of the  
ith switch and  
connecting the fourth external port and the second internal port (E4,I2) of  
the ith switch; and  
if  $MIN + 2 \leq i \leq MAX - 2$  and  $i$  does not belong to the partition,  
connecting the first external port and the fourth external port (E1,E4) of  
the ith switch.

11. A method of interconnecting  $L$  processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the  $L$  processors comprise  $R$  non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, and where  $L$  is an integer  $\geq 2$  and  $R$  is an integer  $\geq 1$ , the method comprising:

connecting the  $L$  switches of the  $L$  processors among the external ports of the  $L$  switches in an extended torus architecture.

12. The method of claim 11 wherein the connecting comprises:  
coupling the first external port of switch 1 and the first external port of switch 2.

13. The method of claim 12 wherein the connecting further comprises:

if  $L \geq 3$ , connecting the fourth external port of the  $(L-1)$ th switch and the fourth external port of the  $L$ th switch;

for  $1 \leq i \leq L-1$ , where  $i$  is an integer, connecting the third external port of the  $i$ th switch and the second external port of the  $(i+1)$ th switch;

for  $1 \leq i \leq L-2$ , where  $i$  is an integer, connecting the fourth external port of the  $i$ th switch and the first external port of the  $(i+2)$ th switch.

14. The method of claim 11 wherein the connecting comprises:

connecting the  $L$  switches via cables.

15. The method of claim 11 further comprising:

setting the connected  $L$  switches thereby interconnecting each of the partitions as a torus.

16. A method of interconnecting  $L$  processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the  $L$  processors comprise  $R$  non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, where  $L$  is an integer  $\geq 2$  and  $R$  is an integer  $\geq 1$ , and where the  $L$  switches of the  $L$  processors among the external ports of the  $L$  switches are connected in an extended torus architecture, the method comprising:

setting the connected  $L$  switches thereby interconnecting each of the partitions as a torus.

17. A system of interconnecting  $L$  processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the  $L$

processors comprise R non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, and where L is an integer  $\geq 2$  and R is an integer  $\geq 1$ , the system comprising:

a connecting module configured to connect the L switches of the L processors among the external ports of the L switches in an extended torus architecture; and  
a setting module configured to set the connected L switches thereby interconnecting each of the partitions as a torus.

18. The system of claim 17 wherein the connecting module comprises:

a coupling module configured to couple the first external port of switch 1 and the first external port of switch 2.

19. The system of claim 18 wherein the connecting module further comprises:

if  $L \geq 3$ , a connecting module configured to connect the fourth external port of the  $(L-1)$ th switch and the fourth external port of the  $L$ th switch;

for  $1 \leq i \leq L-1$ , where i is an integer, a connecting module configured to connect the third external port of the  $i$ th switch and the second external port of the  $(i+1)$ th switch;

for  $1 \leq i \leq L-2$ , where i is an integer, a connecting module configured to connect the fourth external port of the  $i$ th switch and the first external port of the  $(i+2)$ th switch.

20. The system of claim 17 wherein the connecting module comprises:

a connecting module configured to connect the L switches via cables.

21. The system of claim 17 wherein the setting module comprises:

a computing module configured to compute the span of the partition.

22. The system of claim 21 wherein the computing module comprises:

a finding module configured to find the minimum coordinate, MIN, in the partition;

a determining module configured to determine the maximum coordinate, MAX, in

the partition; and

a setting module configured to set the span of the partition to be equal to the set of coordinates  $i$ , where  $\text{MIN} \leq i \leq \text{MAX}$ , where  $i$  is an integer.

23. The system of claim 22 wherein the computing module further comprises:

if the span of the partition contains exactly one coordinate, where  $i$  is the coordinate that belongs to the span,

a connecting module configured to connect the first internal port and the second internal port ( $I1, I2$ ) of the  $i$ th switch.

24. The system of claim 22 wherein the computing module further comprises:

if the span of the partition contains exactly two coordinates, where  $i$  and  $i+1$  are the two coordinates that belong to the span,

if  $i = 1$ ,

a first connecting module configured to connect the third external port and the second internal port ( $E3, I2$ ) of the first switch,

a second connecting module configured to connect the first external port and the first internal port ( $E1, I1$ ) of the first switch,

a third connecting module configured to connect the second external port and the second internal port ( $E2, I2$ ) of the second switch, and

a fourth connecting module configured to connect the first external port and the first internal port ( $E1, I1$ ) of the second switch;

if  $i = L-1$ ,

a first connecting module configured to connect the third external port and the first internal port ( $E3, I1$ ) of the  $(L-1)$ th switch,

a second connecting module configured to connect the fourth external port and the second internal port ( $E4, I2$ ) of the  $(L-1)$ th switch,

a third connecting module configured to connect the second external port and the first internal port ( $E2, I1$ ) of the  $L$ th switch, and

a fourth connecting module configured to connect the fourth external port

and the second internal port (E4,I2) of the Lth switch; and

otherwise, where  $2 \leq i \leq L-2$ ,

a first connecting module configured to connect the third external port and the fourth external port (E3,E4) of the (i-1)th switch,

a second connecting module configured to connect the second external port and the first internal port (E2,I1) of the ith switch,

a third connecting module configured to connect the third external port and the second internal port (E3,I2) of the ith switch,

a fourth connecting module configured to connect the first external port and the first internal port (E1,I1) of the (i+1)th switch, and

a fifth connecting module configured to connect the second external port and the second internal port (E2,I2) of the (i+1)th switch.

25. The system of claim 22 wherein the computing module further comprises:

if the span of the partition contains exactly three coordinates, where i, i+1, and i+2 are the three coordinates that belong to the span,

a first connecting module configured to connect the third external port and the first internal port (E3,I1) of the ith switch,

a second connecting module configured to connect the fourth external port and the second internal port (E4,I2) of the ith switch,

a third connecting module configured to connect the first external port and the first internal port (E1,I1) of the (i+2)th switch,

a fourth connecting module configured to connect the second external port and the second internal port (E2,I2) of the (i+2)th switch;

if (i+1) belongs to the partition,

a fifth connecting module configured to connect the second external port and the first internal port (E2,I1) of the (i+1)th switch and

a sixth connecting module configured to connect the third external port and the second internal port (E3,I2) of the (i+1)th switch; and

if (i+1) does not belong to the partition,

a fifth connecting module configured to connect the second external port and the third external port (E2,E3) of the (i+1)th switch.

26. The system of claim 22 wherein the computing module further comprises:
  - if the span of the partition contains at least four coordinates, for each coordinate i such that MIN ≤ i ≤ MAX,
    - if i = MIN,
      - a first connecting module configured to connect the third external port and the first internal port (E3,I1) of the ith switch and
      - a second connecting module configured to connect the fourth external port and the second internal port (E4,I2) of the ith switch;
    - if i = MAX,
      - a first connecting module configured to connect the first external port and the first internal port (E1,I1) of the ith switch and
      - a second connecting module configured to connect the second external port and the second internal port (E2,I2) of the ith switch;
    - if i = MIN + 1 and i belongs to the partition,
      - a first connecting module configured to connect the second external port and the first internal port (E2,I1) of the ith switch and
      - a second connecting module configured to connect the fourth external port and the second internal port (E4,I2) of the ith switch;
    - if i = MIN + 1 and i does not belong to the partition,
      - a connecting module configured to connect the second external port and the fourth external port (E2,E4) of the ith switch;
    - if i = MAX – 1 and i belongs to the partition,
      - a first connecting module configured to connect the first external port and the first internal port (E1,I1) of the ith switch and
      - a second connecting module configured to connect the third external port and the second internal port (E3,I2) of the ith switch;
    - if i = MAX – 1 and i does not belong to the partition,

a connecting module configured to connect the first external port and the third external port (E1,E3) of the ith switch;

if  $\text{MIN} + 2 \leq i \leq \text{MAX} - 2$  and i belongs to the partition,

a first connecting module configured to connect the first external port and the first internal port (E1,I1) of the ith switch and

a second connecting module configured to connect the fourth external port and the second internal port (E4,I2) of the ith switch; and

if  $\text{MIN} + 2 \leq i \leq \text{MAX} - 2$  and i does not belong to the partition,

a connecting module configured to connect the first external port and the fourth external port (E1,E4) of the ith switch.

27. A system of interconnecting L processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the L processors comprise R non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, and where L is an integer  $\geq 2$  and R is an integer  $\geq 1$ , the system comprising:

a connecting module configured to connect the L switches of the L processors among the external ports of the L switches in an extended torus architecture.

28. The system of claim 27 wherein the connecting module comprises:

a coupling module configured to couple the first external port of switch 1 and the first external port of switch 2.

29. The system of claim 28 wherein the connecting module further comprises:

if  $L \geq 3$ , a connecting module configured to connect the fourth external port of the (L-1)th switch and the fourth external port of the Lth switch;

for  $1 \leq i \leq L-1$ , where i is an integer, a connecting module configured to connect the third external port of the ith switch and the second external port of the (i+1)th switch;

for  $1 \leq i \leq L-2$ , where  $i$  is an integer, a connecting module configured to connect the fourth external port of the  $i$ th switch and the first external port of the  $(i+2)$ th switch.

30. The system of claim 27 wherein the connecting module comprises:  
a connecting module configured to connect the  $L$  switches via cables.
31. The system of claim 27 further comprising:  
a setting module configured to set the connected  $L$  switches thereby interconnecting each of the partitions as a torus.
32. A system of interconnecting  $L$  processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the  $L$  processors comprise  $R$  non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, where  $L$  is an integer  $\geq 2$  and  $R$  is an integer  $\geq 1$ , and where the  $L$  switches of the  $L$  processors among the external ports of the  $L$  switches are connected in an extended torus architecture, the system comprising:  
a setting module configured to set the connected  $L$  switches thereby interconnecting each of the partitions as a torus.
33. A computer program product usable with a programmable computer having readable program code embodied therein of interconnecting  $L$  processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the  $L$  processors comprise  $R$  non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, and where  $L$  is an integer  $\geq 2$  and  $R$  is an integer  $\geq 1$ , the computer program product comprising:

computer readable code for connecting the L switches of the L processors among the external ports of the L switches in an extended torus architecture; and

computer readable code for setting the connected L switches thereby interconnecting each of the partitions as a torus.

34. A computer program product usable with a programmable computer having readable program code embodied therein of interconnecting L processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the L processors comprise R non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, and where L is an integer  $\geq 2$  and R is an integer  $\geq 1$ , the computer program product comprising:

computer readable code for connecting the L switches of the L processors among the external ports of the L switches in an extended torus architecture.

35. A computer program product usable with a programmable computer having readable program code embodied therein of interconnecting L processors of a parallel computer to facilitate torus partitioning, where each of the processors comprises a processing unit and a switch, where the switch comprises a first external port, a second external port, a third external port, a fourth external port, a first internal port, and a second internal port, where the L processors comprise R non-overlapping partitions, where each of the partitions comprises the processing unit of at least one of the processors, where L is an integer  $\geq 2$  and R is an integer  $\geq 1$ , and where the L switches of the L processors among the external ports of the L switches are connected in an extended torus architecture, the computer program product comprising:

computer readable code for setting the connected L switches thereby interconnecting each of the partitions as a torus.